OTIS-USER Archives

March 2002

OTIS-USER@LISTSERV.UNI-HEIDELBERG.DE

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Sven Loechner <[log in to unmask]>
Reply To:
Mailing list for the users of the OTIS chip <[log in to unmask]>
Date:
Wed, 6 Mar 2002 14:42:15 +0100
Content-Type:
MULTIPART/MIXED
Parts/Attachments:
TEXT/PLAIN (2287 bytes) , Beetle12RegMap.ps (50 kB)
Weekly OTIS and Beetle meeting, 28.02.2002, 14:00

Participants: Daniel Baumeister, Harald Deppe, Sven Loechner, Michael
Schmelling, Uwe Stange, Ulrich Trunk

OTIS Part:

Digital test of readout: Uwe has slightly modified the program of Jan
Knopf (trigger rate 1 MHz, max. 16 trigger, BX-counter <-> trigger
counter). A first nominal/actual comparison of 25 x 1000 trigger showed no
differences. Uwe will now check the logic with more random triggers
(50.000 to 100.000).

Voltage DAC: there are 8 bit voltage DACs on the Otis. The outputs have no
current driving capabilities. Therefore the current driving must be
implemented externally. (=> PI).

Floorplanning: Uwe starts with the global floorplanning. Harald will give
Uwe the first macro cell of his layout up to the next BOM meeting.


Beetle Part:

Daniel established the new register map of the Beetle. In total there are
23 registers on the Beetle 1.2 and a 8 bit SEU counter. This is a
read only register and counts all detected SEU flips on the Beetle
(=> Beetle12RegMap.ps).

Fastcontrol: Readout clock divider part was changed by Daniel as well as
the bug of the latency (due to re-programming via I2C).

Slowcontrol/I2C: All modifications are done. Place and route of the logic
will start next week.

overall layout:
  - top/backside/bottom pads   OK
     - new SDA pad
     - 7 hardwired I2C-addr. pads
     - new token pads (top/bottom)
  - new internal testpulse   OK
  - new frontend 2C (from Beetle FE 1.1) implemented
  - resize of Beetle 1.2 (from 5500.00 / 6100.00 um2 to
      (5100.00 / 6100.00 um2)
  - bias parts: all subcomponents are layouted and will be placed next
      week
  - new voltage DAC with a range from 0..1.25 V for the comparator (time
      constant) is implemented

Current Source / Biasing: The max. deliverable current has been increased
from 1.033 mA to 2.028 mA by changing the current mirror.


Sven Loechner

****************************************************************

Max-Planck-Institut fuer Kernphysik    Tel. +49 (0)6221 54-4324
KIP / ASIC-Labor                       Fax. +49 (0)6221 54-4345
Sven Loechner
Schroederstr. 90                   priv. Tel +49 (0)6221 878604
69120 Heidelberg

email: [log in to unmask]
www:   http://wwwasic.kip.uni-heidelberg.de/lhcb

****************************************************************


ATOM RSS1 RSS2